A rapid prototyping method for designing mixed signal systems has been presented in the paper. The method is based on implementation of the field programmable analog array (FPAA) to configure and reconfigure mixed signal systems. A serial algorithmic analog digital converter has been used as an example. Three converter architectures have been selected and implemented FPAA device. To verify and illustrate converters operation and prototyping capabilities, implemented converters have been excited by a sinusoidal signal. Analog sinusoidal excitations, digital responses and sinusoidal waveforms after reconstruction are presented.
Introduction
Rapid progress in a very large scale integration (VLSI) technology at the break of the 20th and the 21st centuries has made it possible to manufacture mixed (digital and analog) circuits on a single chip. Due to such a progress the design and manufacturing of mixed circuits become very attractive, but expensive and time consuming. Most of the integrated circuit computer-aided design (IC CAD) software are digitaloriented systems incorporating simulation and testability techniques. These tools are not adequate to design the analog part of the IC. So the design of mixed signal systems is difficult and possible design errors may cause the design and manufacturing processes as high cost enterprise. In order to decrease the high cost of IC design and manufacturing process, a rapid prototyping is used to evaluate functionality and performance of novel circuits on hardware at an early design stage. To fully verify new concept of analog circuits we need to design, fabricate and measure prototype circuits. We have a few ways to solve this task: ASIC, programmable DSP, FPGA and lastly FPAA. The ASIC offers the best performance, but is not flexible because ASICs can provide limited parameterization. Moreover the design process is very long and costly. The programmable DSP is the most flexible and the easiest to program, but achieves these advantages at the cost of performance. FPGAs offer an attractive middle ground: the FPGAs offer flexibility and "reprogrammability" like the programmable DSP. Additionally FPGAs have performance that can rival that of the ASIC. Therefore nowadays, field programmable gate array (FPGA) devices are commonly used as fast prototyping digital systems [1] [2] [3] [4] [5] [6] . Unfortunately, FPGAs are suitable for digital circuits and cannot be used in analog and mixed systems. The solution in this matter are the FPAA systems, which are reprogrammable while processing analog signals and may be used to face the challenges for overwhelming high cost manufacturing of the mixed signal circuits [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] .
A limitation of these systems are low frequency and additional noise sources. The advantages of this method are simplicity of design, flexibility and short development time that would justify the use of this method.
This paper describes a rapid development system that was used to speed up implementation and testing of a number of algorithmic analog to digital converters. The system uses a limited set of well-specified analog functional hardware blocks and a fully software reconfigurable processing core based on a powerful FPAA. As an example 6-bit serial algorithmic analog to digital converter has been used to obtain rapid prototype of the specified converter using FPAA [17] . For our work a FPAA device AN221E04 based on switched capacitor technology was used [18] . The basic configurable analog block (CAB) is composed of an operational amplifier (OA) surrounded by capacitor banks, local routing resources, local switching, clocking resources, global connection points and input/output (I/O) pads. Evaluation board used to prototyping proposed converters is shown in Fig. 1 . 
for i = 1, 2, . . . , N −1. The basic circuit for performing a single bit conversion is shown in Fig.·3 . It consists of a voltage comparator, a voltage controlled switch, a voltage gain-of-two-amplifier, a voltage summer and a delay cell. The comparator has been used as an one-bit analog to digital subconverter (1-bit ADC) to generate digital signal. It also controls the switch used in an one-bit digital to analog subconverter (1-bit DAC) to generate
The delay cell has been used to separate successive samples of the processed signal. 
Iterative algorithm ADC structure
The block diagram for the iterative ADC performing conversion algorithm of Fig. 2 is shown in Fig. 4 . The MSB (a N −1 ) is generated in the first cycle by the 1-bit ADC. The analog value corresponding to this bit is generated by the 1-bit DAC and is equal Figure 5 shows a circuit realization of the iterative N -bit ADC using the FPAA AN221E04 device which is performing a conversion algorithm shown in Fig. 2 . The structure is composed of a single stage, used N -times repeatedly, to determine N -bits digital signal corresponding to the analog input voltage V IN . 
Rapid prototyping of algorithmic A/D converters based on FPAA devices
Digital outputs and sinusoidal waveforms after reconstruction of digital outputs of the iterative algorithmic 6-bit ADC are shown in Figs. 6 and 7, respectively. Figure 10 shows a circuit realization of the iterative 6-bit serial algorithmic ADC converter performing conversion algorithm shown in Fig. 8 . The structure is composed of six cascaded stages to determine N-bits, a digital signal corresponding to the analog input voltage V IN . 
Serial Gray algorithmic ADC
The binary serial ADC is commonly used to avoid discontinuities in the reconstructed analog sinusoidal waveform of the serial algorithmic converters shown in Figs. 4 and 9. The structure of the i-th stage of the Gray-serial ADC is shown in Fig. 14 Figure 15 shows the block diagram for the Gray N -stage ADC performing conversion shown in Fig. 14. A circuit realization of 6-bit Gray ADC is shown in Fig. 16 . 
Rapid prototyping of algorithmic A/D converters based on FPAA devices

Concluding remarks
A rapid prototyping method for designing mixed signal systems has been presented in the paper. The method is based on implementation of field programmable analog arrays AN221E04 to configure and reconfigure mixed signal systems. A serial bit-per-bit algorithmic analog to digital converter has been used as an example. The circuit characteristics have been measured and then the structure of the convert-
